


Fig.1D







Fig. 3A

. Martine Mart



ţ, 14 ţ, 斜 į, de . . 

Fy,3C





Fig. 4



Fig, 5A





Fig. 5C


į.



-

1458) 1488

.



្តីរនាំ៖

## configtbl.asm

; Personalization tables export LoadConfigTBL\_project\_Bank1 export LoadConfigTBL\_project\_Bank0 LoadConfigTBL\_project\_Bank1: ; Global Register values

61h, 03h db ; AnalogClockSelect register db 60h, 08h ; AnalogColumnClockSelect register db 62h, 30h ; AnalogIOControl register db 63h, 00h ; AnalogModulatorControl register e1h, 30h db ; OscillatorControl\_1 register db 00h, 00h ; Port\_0\_DriveMode\_0 register ; Port\_0\_DriveMode\_1 register db 01h, 3fh db 04h, a1h ; Port\_1\_DriveMode\_0 register db 05h, 50h ; Port\_1\_DriveMode\_1 register db 08h, 00h ; Port\_2\_DriveMode\_0 register 09h, 00h db ; Port\_2\_DriveMode\_1 register db 0ch, 00h ; Port\_3\_DriveMode\_0 register db 0dh, 00h ; Port\_3\_DriveMode\_1 register db 10h, 00h ; Port\_4\_DriveMode\_0 register db 11h, 00h ; Port\_4\_DriveMode\_1 register db 14h, 00h ; Port\_5\_DriveMode\_0 register db 15h, 00h ; Port\_5\_DriveMode\_1 register db e3h. 84h ; VoltageMonitorControl register ; Instance name ADCINC12\_1, User Module ADCINC12 Instance name ADCINC12\_1, Block Name ADC(ASB20) 90h, 90h db ;ADCINC12\_1\_AtoDcr0 db 91h, 60h ;ADCINC12\_1\_AtoDcr1 db 92h, 60h ;ADCINC12\_1\_AtoDcr2 93h, f0h db ;ADCINC12\_1\_AtoDcr3 Instance name ADCINC12\_1, Block Name CNT(DBA01) ;ADCINC12\_1\_CounterFN db 24h, 21h db 25h, 48h ;ADCINC12\_1\_CounterSL db 26h, 00h ;ADCINC12\_1\_CounterOS Instance name ADCINC12\_1, Block Name TMR(DBA00) db 20h, 20h ;ADCINC12\_1\_TimerFN db 21h, 18h ;ADCINC12\_1\_TimerSL db 22h, 00h ;ADCINC12\_1\_TimerOS ; Instance name Counter16\_1, User Module Counter16 Instance name Counter16\_1, Block Name CNTR16\_LSB(DBA02) db 28h, 01h ;Counter16\_1\_FUNC\_LSB\_REG db 29h, 16h ;Counter16\_1\_INPUT\_LSB\_REG db 2ah, 00h ;Counter16\_1\_OUTPUT\_LSB\_REG Instance name Counter16\_1, Block Name CNTR16\_MSB(DBA03) db 2ch, 21h ;Counter16\_1\_FUNC\_MSB\_REG db 2dh, 36h ;Counter16\_1\_INPUT\_MSB\_REG db 2eh, 04h ;Counter16\_1\_OUTPUT\_MSB\_REG ; Instance name DAC8\_1, User Module DAC8 Instance name DAC8\_1, Block Name LSB(ASB11) db 84h, 80h ;DAC8\_1\_LSB\_CR0 db 85h, 80h ;DAC8\_1\_LSB\_CR1 db 86h, 20h ;DAC8\_1\_LSB\_CR2 db 87h, 30h ;DAC8\_1\_LSB\_CR3 Instance name DAC8\_1, Block Name MSB(ASA21) db 94h, a0h ;DAC8\_1\_MSB\_CR0

Ű, . (1) 14.92 14.92 62 à ŵ ļ. asie: 

;

;

Fig.7A

(Continued)

		<b>`</b>	
	db	95h, 41h	;DAC8_1_MSB_CR1
	db	96h, a0h	;DAC8_1_MSB_CR2
	db	97h, 30h	;DAC8_1_MSB_CR3
; lr	nstance name INSAMP_1,	User Module INSAM	1P
;	Instance name INSAMP	1, Block Name INV	(ACA01)
	db	75h, beh	;INSAMP_1_INV_CR0
	db	76h, 21h	;INSAMP_1_INV_CR1
	db	77h, 20h	;INSAMP_1_INV_CR2
;	Instance name INSAMP	1, Block Name NO	N_INV(ACA00)
	db	71h, 3ch	;INSAMP_1_NON_INV_CR0
	db	72h, a1h	;INSAMP_1_NON_INV_CR1
	db	73h, 20h	;INSAMP_1_NON_INV_CR2
; ir	nstance name INSAMP_2,		
;	Instance name INSAMP		, ,
	db	7dh, ceh	;INSAMP_2_INV_CR0
	db	7eh, 21h	;INSAMP_2_INV_CR1
	db	7fh, 20h	;INSAMP_2_INV_CR2
;	Instance name INSAMP		
	db	79h, 2ch	;INSAMP_2_NON_INV_CR0
	db	7ah, a1h	;INSAMP_2_NON_INV_CR1
	db	7bh, 20h	;INSAMP_2_NON_INV_CR2
; Ir	stance name PWM16_1,		
;	Instance name PWM16_		,
	db	30h, 01h	;PWM16_1_FUNC_LSB_REG
	db	31h, c4h	;PWM16_1_INPUT_LSB_REG
	db	32h, 00h	;PWM16_1_OUTPUT_LSB_REG
;	Instance name PWM16_		- , ,
	db	34h, 21h	;PWM16_1_FUNC_MSB_REG
	db	35h, 34h	;PWM16_1_INPUT_MSB_REG
	db nstance name UART_1, Us	36h, 05h	;PWM16_1_OUTPUT_MSB_REG
, н	Instance name UART_1, 0		\$407)
,	db	3ch, 05h	;UART_1_RX_FUNC_REG
	db	3dh, e1h	;UART_1_RX_INPUT_REG
	db	3eh, 00h	;UART_1_RX_OUTPUT_REG
	Instance name UART_1		
,	db	38h, 0dh	;UART_1_TX_FUNC_REG
	db	39h, 01h	;UART_1_TX_FUNC_REG
	db	3ah, 07h	;UART_1_TX_OUTPUT_REG
	db	ffh	,oant_1_IA_0011 01_AEd
102	adConfigTBL_project_Banl		
	lobal Register values		
, -	db	60h, 14h	; AnalogColumnInputSelect register
	db	63h, 05h	; AnalogReferenceControl register
	db	65h, 00h	; AnalogSyncControl register
	db	e6h, 00h	; DecimatorControl register
	db	02h, 00h	; Port_0_Bypass register
	db	06h, f1h	; Port_1_Bypass register
	db	0ah, 00h	; Port_2_Bypass register
	db	0eh, 00h	; Port_3_Bypass register
	db	12h, 00h	; Port_4_Bypass register
	db	16h, 00h	; Port_5_Bypass register
; Ir	nstance name ADCINC12_		
;	Instance name ADCINC		
;	Instance name ADCINC		
			-

Fig. 7B

(Continued)

db	27h, 00h	;ADCINC12_1_CounterCR0		
db	25h, 00h	;ADCINC12_1_CounterDR1		
db	26h, 00h	;ADCINC12_1_CounterDR2		
Instance name ADCINC12_1, Block Name TMR(DBA00)				
db	23h, 00h	;ADCINC12_1_TimerCR0		
db	21h, 00h	;ADCINC12_1_TimerDR1		
db	22h, 00h	;ADCINC12_1_TimerDR2		
Instance name Counter1	6_1, User Module	Counter16		
Instance name Count	ter16_1, Block Nam	e CNTR16_LSB(DBA02)		
db	2bh, 00h	;Counter16_1_CONTROL_LSB_REG		
db	29h, 80h	;Counter16_1_PERIOD_LSB_REG		
db	2ah, 64h	;Counter16_1_COMPARE_LSB_REG		
Instance name Count	ter16_1, Block Nam	e CNTR16_MSB(DBA03)		
db	2fh, 00h	;Counter16_1_CONTROL_MSB_REG		
db	2dh, 00h	;Counter16_1_PERIOD_MSB_REG		
db	2eh, 00h	;Counter16_1_COMPARE_MSB_REG		
; Instance name DAC8_1, User Module DAC8				
Instance name DAC8	L1, Block Name LS	B(ASB11)		
; Instance name DAC8_1, Block Name MSB(ASA21)				
Instance name INSAMP	1, User Module IN	SAMP		
Instance name INSAMP_1, Block Name INV(ACA01)				
Instance name INSAMP_1, Block Name NON_INV(ACA00)				
Instance name INSAMP_2, User Module INSAMP				
Instance name INSAMP_2, Block Name INV(ACA03)				
Instance name INSAMP_2, Block Name NON_INV(ACA02)				
; Instance name PWM16_1, User Module PWM16				
		;PWM16_1_CONTROL_LSB_REG		
	•	;PWM16_1_PERIOD_LSB_REG		
	,	;PWM16_1_PWDITH_LSB_REG		
		;PWM16_1_CONTROL_MSB_REG		
	,	;PWM16_1_PERIOD_MSB_REG		
		;PWM16_1_PWDITH_MSG_REG _		
	-			
Instance name UART_1, Block Name RX(DCA07)				
	-	;UART_1_RX_CONTROL_REG		
		;UART_1_		
	•	;UART_1_RX_BUFFER_REG		
		• •		
db		;UART_1_TX_CONTROL_REG		
db	39h, 00h	;UART_1_TX_BUFFER_REG		
db	3ah, 00h	;UART_1_		
db	ffh			
	db db db Instance name ADCI db db db db db Instance name Counter db db db db db db db db db db db db finstance name Count db db db db db db db db db db finstance name Count db db db db db db db db db db finstance name Count db db db db db db finstance name Count db db db db db finstance name Count db db db db finstance name Count db db db finstance name Count db db finstance name Count db db finstance name Count db finstance name Count db finstance name Count db finstance name Count db finstance name Count db finstance name Count finstance name INSAM finstance name INSAM db db db db db db db db db db db db db	db25h, 00hdb26h, 00hInstance name ADCINC12_1, Block Namedb23h, 00hdb21h, 00hdb22h, 00hInstance name Counter16_1, User Module 4Instance name Counter16_1, Block Namedb29h, 80hdb29h, 80hdb29h, 80hdb29h, 80hdb29h, 80hdb29h, 80hdb27h, 00hdb27h, 00hdb37h, 01hdb32h, 64hInstance name INSAMP_2, Block NameInstance name INSAMP_2, Block NameInstance name INSAMP_2, Block NameInstance name INSAMP_2, Block NameInstance name PWM16_1, Block Namedb37h, 00hdb35h, 00hdb35h, 00hdb36h, 00hdb36		

Fig.7C

; PSoC Configuration file trailer PsocConfig.asm

; PSoCConfig.asm
; This file is generated by the Device Editor on Application Generation.
; It contains code which loads the configuration data table generated in
; the file PSoCConfigTBL.asm

export LoadConfigInit export \_LoadConfigInit export LoadConfig\_project export \_LoadConfig\_project

FLAG_CFG_MASK mask	K:	equ	10h	;M8C flag register REG ac	ldress bit
END_CONFIG_TA	BLE: equ	ffh		;end of config table indicator	
_LoadConfigInit:					
LoadConfigInit:	call LoadC	onfig_proj	iect		
		0_, ,			
ret					
;	• •				
; Load Configuratio	n project				
LoadConfig_proje	ict.				
LoadConfig_proje					
or		G_CFG_N	MASK		;set for
bank 1	1,121	a_0/ a_/	W/ CON		,000101
mov	A. >1.0	adConfig]	BL project Bank1	;load bank 1 table	
mov		-	FBL_project_Bank1		
	_oadConfig				;load the
bank 1 values	5				
and	F,~FL/	AG_CFG_	MASK		;switch
to bank 0					
mov	A, >Lo	adConfigT	ГBL_project_Bank0	;load bank 0 table	
mov	X, <lo< td=""><td>adConfigT</td><td>FBL_project_Bank0</td><td>1</td><td></td></lo<>	adConfigT	FBL_project_Bank0	1	
call L	.oadConfig				;load the
bank 0 values					
ret					

; LoadConfig

•

;

; This function is not exported. It assumes that the address of the table

; to be loaded is contained in the X and A registers as if a romx instruction

Fig. 8A

(continued)

; is the next instruction to be executed, i.e. lower address in X and uppper

; address in A. There is no return value.

:

;				
LoadCo	onfig:			
LoadCo	onfigLp:			
	push	х		;save config table address on stack
	push	А		
	romx			;load config address
	cmp		A, END_CONFIG_TABLE	;check for end of table
	jz		EndLoadConfig	;if so, end of load
	mov		X, SP	;save the address away
	mov		[X], A	
	рор		Α	;retrieve the table address
	рор		х	
	inc		х	;advance to the data byte
	jnc		NoOverFlow1	;check for overflow
	inc		Α	;if so, increment MSB
NoOve	rFlow1:			
	push	х		;save the config table address
again				
	push	А		
	romx			;load the config data
	mov		X, SP	;retrieve the config address
	mov		X, [X]	
	mov		reg[X], A	;write the config data
	рор		Α	;retrieve the table address
	рор		х	
	inc		х	;advance to the next
addres	s			
	jnc		NoOverFlow2	;check for overflow

inc

jmp

рор

pop ret

NoOverFlow2:

EndLoadConfig:

А

А

А

LoadConfigLp

Fig. 8B

;if so, increment MSB

;clean up the stack


;loop back

************************************	mov reg[ADCINC12_1_AtoDcr3],A
"	ret
;; ADCINC12.asm	
** 17	"
;; Assembler source for the 12 bit Incremential	;; Stop:
;A/D converter.	;; SetPower:
	;; Removes power from the module's
************************************	;;PSoc block.
************************************	;; INPUTS: None.
	;; OUTPUTS: None.
export ADCINC12_1_Start	** 19
export _ADCINC12_1_Start	ADCINC12_1_Stop:
export ADCINC12_1_SetPower	_ADCINC12_1_Stop:
export _ADCINC12_1_SetPower	and reg[ADCINC12_1_AtoDcr3], ~
export ADCINC12_1_Stop	ret
export _ADCINC12_1_Stop	
export ADCINC12_1_GetSamples	;; <del></del>
export_ADCINC12_1_GetSamples	;; Get_Samples:
export ADCINC12_1_StopAD	;; SetPower:
export_ADCINC12_1_StopAD	;; Starts the A/D convertor and will p
export_ADCINC12_1_flsData	
export_ADCINC12_1_fisData	;;memory. A flag
export ADCINC12_1_isData	;; is set whenever a new data value
-	;; INPUTS: A passes the number of
export_ADCINC12_1_iGetData	;;is continous).
export ADCINC12_1_ClearFlag	;; OUTPUTS: None.
export _ADCINC12_1_ClearFlag	
	ADCINC12_1_GetSamples:
include "ADCINC12_1.inc"	_ADCINC12_1_GetSamples:
include "m8c.inc"	mov [ADCINC12_1_bIncrC],A
	;of samples
LowByte: equ 1	or reg[INT_MSK1],(ADCINC12_1_
HighByte: equ 0	ADCINC12_1_CounterMask)
	;Enable bo
	mov [ADCINC12_1_cTimerU],0
··	;Timer to do one cycle of rest
;; Start:	or reg[ADCINC12_1_AtoDcr3],10h
;; SetPower:	;Integrator into reset
;; Applies power setting to the module's analog	mov [ADCINC12_1_cCounterU],ffh
;;PSoc block.	;Counter
;; INPUTS: A contians the power setting	
;; OUTPUTS: None.	mov reg[ADCINC12_1_TimerDR1],
;;	mov reg[ADCINC12_1_CounterDR
ADCINC12_1_Start:	mov reg[ADCINC12_1_TimerCR0],
_ADCINC12_1_Start:	;the Timer
ADCINC12_1_SetPower:	mov [ADCINC12_1_fIncr],00h ;/
_ADCINC12_1_SetPower:	;Ready Flag is reset
and A.03h	ret

## p: Power: noves power from the module's analog block. UTS: None. TPUTS: None. NC12\_1\_Stop: INC12\_1\_Stop: reg[ADCINC12\_1\_AtoDcr3], ~03h \_Samples: Power: rts the A/D convertor and will place data is ory. A flag et whenever a new data value is available. UTS: A passes the number of samples (0 ntinous). TPUTS: None. VC12\_1\_GetSamples: INC12\_1\_GetSamples: [ADCINC12\_1\_bIncrC],A ;number nples eg[INT\_MSK1],(ADCINC12\_1\_TimerMask | NC12\_1\_CounterMask) ;Enable both interrupts [ADCINC12\_1\_cTimerU],0 ;Force the to do one cycle of rest eg[ADCINC12\_1\_AtoDcr3],10h ;force the ator into reset [ADCINC12\_1\_cCounterU],ffh ;Initialize ter reg[ADCINC12\_1\_TimerDR1],ffh reg[ADCINC12\_1\_CounterDR1],ffh reg[ADCINC12\_1\_TimerCR0],01h ;enable mer [ADCINC12\_1\_fIncr],00h ;A/D Data y Flag is reset

or A,f0h

Fig.94



\_ADCINC12\_1\_iGetData: mov X,[(ADCINC12\_1\_iIncr + HighByte)] ;; StopAD: mov A,[(ADCINC12\_1\_iIncr + LowByte)] ;; Completely shuts down the A/D is an orderly ;;manner. Both the ret ;; Timer and COunter interrupts are disabled. ;; INPUTS: None. \*\*\_\_\_\_\_ ;; OUTPUTS: None. :: ClearFlag: \*\* ;; clears the data ready flag. ADCINC12\_1\_StopAD: ;; INPUTS: None. \_ADCINC12\_1\_StopAD: ;; OUTPUTS: None. mov reg[ADCINC12\_1\_TimerCR0],00h :disable the Timer ADCINC12\_1\_ClearFlag: \_ADCINC12\_1\_ClearFlag: mov reg[ADCINC12\_1\_CounterCR0],00h :disable the Counter mov [ADCINC12\_1\_fincr],00h nop ret nop and ADCINC12\_1\_API\_End: reg[INT\_MSK1],~(ADCINC12\_1\_TimerMask | ADCINC12\_1\_CounterMask) ;Disable both ;;interrupts or reg[ADCINC12\_1\_AtoDcr3],10h :reset ;;Integrator ret \*\* ;; flsData: ;; Returns the status of the A/D Data ;; is set whenever a new data value is available. ;; INPUTS: None. ;; OUTPUTS: A returned data status A =: 0 no ;;data available !=: 0 data available. H ;;------ADCINC12\_1\_flsData: \_ADCINC12\_1\_flsData: mov A,[ADCINC12\_1\_flncr] ret \*\*\_\_\_\_\_ ;; iGetData: ;; Returns the data from the A/D. Does not ;;check if data is ;; available. ;; is set whenever a new data value is available. ;; INPUTS: None. ;; OUTPUTS: X:A returns the A/D data value. ADCINC12\_1\_iGetData:

F.5.9B

#define ADCINC12\_1\_OFF 0
#define ADCINC12\_1\_LOWPOWER 1
#define ADCINC12\_1\_MEDPOWER 2
#define ADCINC12\_1\_HIGHPOWER 3

#pragma fastcall ADCINC12\_1\_Start
#pragma fastcall ADCINC12\_1\_SetPower
#pragma fastcall ADCINC12\_1\_GetSamples
#pragma fastcall ADCINC12\_1\_StopAD
#pragma fastcall ADCINC12\_1\_Stop

#pragma fastcall ADCINC12\_1\_flsData
#pragma fastcall ADCINC12\_1\_iGetData
#pragma fastcall ADCINC12\_1\_ClearFlag

extern void ADCINC12\_1\_Start(char power); extern void ADCINC12\_1\_SetPower(char power); extern void ADCINC12\_1\_GetSamples(char chout); extern void ADCINC12\_1\_StopAD(void); extern void ADCINC12\_1\_Stop(void);

extern char ADCINC12\_1\_flsData(void); extern int ADCINC12\_1\_iGetData(void); extern void ADCINC12\_1\_ClearFlag(void);

Ċ, Ť s 14 . . . Kaina ļ.

1-ig. 10

;; ;; ADCINC12\_1.inc for the 12 bit incremental A/D converter ;; ;; Assembler declarations for the ACDINC12 User Module. ;;; ;;

ADCINC12\_1\_AtoDcr0: equ 90h ADCINC12\_1\_AtoDcr1: equ 91h ADCINC12 1 AtoDcr2: equ 92h ADCINC12\_1\_AtoDcr3: 93h equ ADCINC12\_1\_CounterFN: equ 24h ADCINC12\_1\_CounterSL: equ 25h ADCINC12\_1\_CounterOS:equ 26h ADCINC12\_1\_CounterDR0: equ 24h ADCINC12\_1\_CounterDR1: 25h equ ADCINC12\_1\_CounterDR2: 26h equ ADCINC12\_1\_CounterCR0: equ 27h ADCINC12\_1\_TimerFN: equ 20h ADCINC12\_1\_TimerSL: equ 21h ADCINC12\_1\_TimerOS: 22h equ ADCINC12\_1\_TimerDR0: equ 20h ADCINC12\_1\_TimerDR1: equ 21h ADCINC12\_1\_TimerDR2: equ 22h ADCINC12\_1\_TimerCR0: equ 23h ADCINC12\_1\_TimerMask: equ 01h ADCINC12\_1\_CounterMask: equ 02h ADCINC12\_1\_OFF: equ 0 ADCINC12\_1\_LOWPOWER: equ 1 ADCINC12\_1\_MEDPOWER: equ 2 ADCINC12\_1\_HIGHPOWER: equ 3 ADCINC12\_1\_NUMBITS: equ 12

Fig. 17

;; ADCINC12int.asm ;; ;; Assembler source for interrupt routines the 12 bit Incremential ;;A/D Converter export ADCINC12\_1\_CNT\_INT export ADCINC12\_1\_TMR\_INT include "ADCINC12\_1.inc" include "m8c.inc" area bss(RAM) ADCINC12\_1\_cTimerU: BLK 1 ;The Upper byte of the Timer ADCINC12\_1\_cCounterU: BLK 1 ;The Upper byte of the Counter \_ADCINC12\_1\_iIncr: ADCINC12\_1\_iIncr: BLK 2 ;A/D value \_ADCINC12\_1\_fincr: ADCINC12\_1\_fIncr: BLK 1 ;Data Valid Flag ADCINC12\_1\_blncrC: BLK 1 ;# of times to run A/D area text(ROM,REL) export ADCINC12\_1\_cTimerU export ADCINC12\_1\_cCounterU export \_ADCINC12\_1\_iIncr export ADCINC12\_1\_iIncr export \_ADCINC12\_1\_fincr export ADCINC12\_1\_fincr export ADCINC12\_1\_blncrC LowByte: equ 1 HighByte: equ 0 ;;-----+\*\*\*\*\* ;; CNT\_INT: ;; Decrement the upper (software) half on the counter whenever the ;; lower (hardware) half of the counter underflows. ;; INPUTS: None.

;; OUTPUTS: None.

ADCINC12\_1\_CNT\_INT: dec [ADCINC12\_1\_cCounterU]

\*\*-----

reti

;; TMR\_INT:

;; This routine allows the counter to collect data for 64 timer cycles

;; This routine then holds the integrater in reset for one cycle while

;; the A/D value is calculated.

;; INPUTS: None.

;; OUTPUTS: None.

ADCINC12\_1\_TMR\_INT: dec [ADCINC12\_1\_cTimerU]

; if(upper count >=0)

jc else1

reti

else1:;(upper count decremented pass 0)

tst reg[ADCINC12\_1\_AtoDcr3],10h ;to change when ice is fixed dbz jz else2

Fig 12A

## (continued)

; if(A/D has been in reset mode) mov reg[ADCINC12\_1\_CounterCR0],01h ; Enable Counter and reg[ADCINC12\_1\_AtoDcr3],~10h ; Enable Analog Integrator mov [ADCINC12\_1\_cTimerU], ((1<<(ADCINC12\_1\_NUMBITS - 6))-1) ; This will be the real counter value reti else2:;(A/D has been in integrate mode) mov reg[ADCINC12\_1\_CounterCR0],00h ;disable counter or F.01h ;Enable the interrupts ; Good place to add code to switch inputs for multiplexed input to ADC \*\*\*\*\*\*\* or reg[ADCINC12\_1\_AtoDcr3],10h :Reset Integrator mov [(ADCINC12\_1\_iIncr + LowByte)],ffh mov [(ADCINC12\_1\_iIncr + HighByte)],(ffh - (1<<(ADCINC12\_1\_NUMBITS - 7))) push A mov A, reg[ADCINC12\_1\_CounterDR0] ;read Counter mov A, reg[ADCINC12\_1\_CounterDR2] ;now you really read the data sub [(ADCINC12\_1\_iIncr + LowByte)],A mov A,[ADCINC12\_1\_cCounterU] sbb [(ADCINC12\_1\_iIncr + HighByte)],A pop A cmp [(ADCINC12\_1\_iIncr + HighByte)],(1<<(ADCINC12\_1\_NUMBITS - 7)) jnz endif10 if(max positive value) dec [(ADCINC12\_1\_iIncr + HighByte)] mov [(ADCINC12\_1\_iIncr + LowByte)],ffh endif10: asr [(ADCINC12\_1\_iIncr + HighByte)] : divide by 4 rrc [(ADCINC12\_1\_iIncr + LowByte)] asr [(ADCINC12\_1\_iIncr + HighByte)] rrc [(ADCINC12\_1\_iIncr + LowByte)] mov [ADCINC12\_1\_fincr],01h ;Set AD data flag \*\*\*\*\* ; User code here for interrupt system. cmp [ADCINC12\_1\_bincrC],00h jz endif3 if(ADCINC12\_1\_blncrC is not zero) dec [ADCINC12\_1\_bincrC] inz endif4 if(ADCINC12\_1\_blncrC has decremented down to zero to 0) mov reg[ADCINC12\_1\_TimerCR0],00h ;disable the Timer mov reg[ADCINC12\_1\_CounterCR0],00h ;disable the Counter nop nop and reg[INT\_MSK1],~(ADCINC12\_1\_TimerMask | ADCINC12\_1\_CounterMask) ;Disable both interrupts or reg[ADCINC12\_1\_AtoDcr3],10h ;Reset Integrator reti endif4:; endif3:; endif2:; mov [ADCINC12\_1\_cTimerU],00h ;Set Timer for one cycle of reset mov [ADCINC12\_1\_cCounterU],ffh ;Set Counter hardware for easy enable mov reg[ADCINC12\_1\_CounterDR1],ffh reti endif1:;

ADCINC12\_1\_APIINT\_END: A/D converter.

Fig. 12B

;

:

:

;

; Interrupt Vector Table ;------; ; Interrupt vector table entries are 4 bytes long ;and contain the code ; that services the interrupt (or causes it to be ;serviced). ;

AREA TOP(ROM, ABS)
org 0 ; Reset Interrupt Vector

jmp \_\_\_start ; First instruction ;executed following a Reset

org 04h ; Supply Monitor Interrupt ;Vector // call void\_handler reti

org 08h ; PSoC Block DBA00 ;Interrupt Vector – Ijmp ADCINC12\_1\_TMR\_INT reti

org 0Ch ; PSoC Block DBA01 ;Interrupt Vector / ljmp ADCINC12\_1\_CNT\_INT

org 10h ; PSoC Block DBA02 ;Interrupt Vector // call void\_handler reti

org 14h ; PSoC Block DBA03 ;Interrupt Vector ljmp Counter16\_1INT reti

org 18h ; PSoC Block DCA04 ;Interrupt Vector // call void\_handler reti

org 1Ch ; PSoC Block DCA0 ;Interrupt Vector ljmp PWM16\_1INT reti org 20h ; PSoC Block DCA06 ;Interrupt Vector Ijmp UART\_1TX\_INT reti ; PSoC Block DCA07 org 24h ;Interrupt Vector / ljmp UART\_1RX\_INT 1305 reti org 28h ; Analog Column 0 ;Interrupt Vector // call void\_handler reti org 2Ch ; Analog Column 1 ;Interrupt Vector // call void\_handler reti org 30h ; Analog Column 2 ;Interrupt Vector // call void\_handler reti org 34h ; Analog Column 3 ;Interrupt Vector // call void handler reti ; GPIO Interrupt Vector org 38h // call void\_handler reti org 3Ch ; Sleep Timer Interrupt ;Vector jmp SleepTimerISR reti

Fig. 13A

reti

1350	1352	1353
1351 boot.asm Interrupt Name		
	Data Sheet Interrupt Name	Туре
start	Reset	Fixed
Interrupt1	Supply Monitor	Fixed
Interrupt2	DBA00	PSoC Block
Interrupt3	DBA01	PSoC Block
Interrupt4	DBA02	PSoC Block
Interrupt5	DBA03	PSoC Block
Interrupt6	DCA04	PSoC Block
Interrupt7	DCA05	PSoC Block
Interrupt8	DCA06	PSoC Block
Interrupt9	DCA07	PSoC Block
Interrupt10	Analog Column 0	PSoC Block
Interrupt11	Analog Column 1	PSoC Block
Interrupt12	Analog Column 2	PSoC Block
Interrupt13	Analog Column 3	PSoC Block
Interrupt14	GPIO	Fixed
Interrupt15	Sleep Timer	Fixed

Fig. 13B

-

